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because of the smallness of their fea-
tures and the tightness of their toler-
ances, quadrature hybrids and finline
OMTs for terahertz frequencies cannot
be fabricated by conventional machin-
ing. However, recent advances in both
electromagnetic-field-simulating soft-
ware and microfabrication techniques
have made it possible to design and
construct complexly shaped wave-
guide structures. The development
of the proposed receiver is planned
to include the use of a combination
of optical lithography and a micro-
machining process based on deep
reactive ion etching (DRIE) of sili-
con. This combination is expected
to enable the realization of micron-
size waveguide features and sub-mi-
cron tolerances in fabricating the
aforementioned critical compo-
nents.
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Figure. 2. A schematic diagram of the One Half of the Split-Block for the broadband 1.5 THz dual-polar-
ized, sideband-separating, balanced receiver shows the finline OMT, two first-stage and four second-stage
quadrature hybrids, and the in-phase LO power splitter that will be fabricated using DRIE silicon etching
process.
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Modular Battery Charge Controller 
Distributed charge control and a masterless communication bus enhance this controller’s
robustness for use in battery energy-storage applications. 
John H. Glenn Research Center, Cleveland, Ohio
A new approach to masterless, dis-
tributed, digital-charge control for bat-
teries requiring charge control has
been developed and implemented.
This approach is required in battery
chemistries that need cell-level charge
control for safety and is characterized
by the use of one controller per cell,
resulting in redundant sensors for crit-
ical components, such as voltage, tem-
perature, and current. The charge
controllers in a given battery interact
in a masterless fashion for the purpose
of cell balancing, charge control, and
state-of-charge estimation. This makes
the battery system invariably fault-tol-
erant. 
The solution to the single-fault fail-
ure, due to the use of a single charge
controller (CC), was solved by imple-
menting one CC per cell and linking
them via an isolated communication
bus [e.g., controller area network
(CAN)] in a masterless fashion so that
the failure of one or more CCs will not
impact the remaining functional CCs.
Each microcontroller-based CC digi-
tizes the cell voltage (Vcell), two cell
temperatures, and the voltage across
the switch (V); the latter variable is
used in conjunction with Vcell to esti-
mate the bypass current for a given by-
pass resistor. Furthermore, CC1 digi-
tizes the battery current (I1) and
battery voltage (Vbatt) and CC5 digi-
tizes a second battery current (I2). As a
result, redundant readings are taken
for temperature, battery current, and
battery voltage through the summa-
tion of the individual cell voltages
given that each CC knows the voltage
of the other cells. 
For the purpose of cell balancing,
each CC periodically and independently
transmits its cell voltage and stores the
A prototype of the 28-V, 60-A-h Lithium Ion Bat-
tery.
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Generic structures have been con-
ceived for multiplexer blocks to be im-
plemented in field-programmable gate
arrays (FPGAs) based on four-gate field-
effect transistors (G4FETs). This concept
is a contribution to the continuing de-
velopment of digital logic circuits based
on G4FETs and serves as a further
demonstration that logic circuits based
on G4FETs could be more efficient (in
the sense that they could contain fewer
transistors), relative to functionally
equivalent logic circuits based on con-
ventional transistors.
Results in this line of development at
earlier stages were summarized in two
previous NASA Tech Briefs articles:
“G4FETs as Universal and Pro gram -
mable Logic Gates” (NPO-41698), Vol.
31, No. 7 ( July 2007), page 44, and “Ef-
ficient G4FET-Based Logic Circuits”
(NPO-44407), Vol. 32, No. 1 ( January
2008), page 38 . As described in the
first-mentioned previous article, a
G4FET can be made to function as a
three-input NOT-majority gate, which
has been shown to be a universal and
programmable logic gate. The univer-
sality and programmability could be ex-
ploited to design logic circuits contain-
ing fewer components than are
required for conventional transistor-
based circuits performing the same
logic functions. The second-mentioned
previous article reported results of a
comparative study of NOT-majority-gate
Efficient Multiplexer FPGA Block Structures Based on G4FETs
Fewer G4FETs than conventional transistors would be needed to implement multiplexers.
NASA’s Jet Propulsion Laboratory, Pasadena, California
A Four-to-One Multiplexer is a special case of a 2n-to-1 multiplexer, which can perform a variety of logic functions on 2n binary data inputs (x0,...x2n–1), and
n control (selection) inputs (c0,...cn–1). In this case, n = 2. The combination of the control inputs can be interpreted as a binary integer, c, in the range of 0
to 2n – 1.
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received cell voltage of the other cells in
an array. The position in the array de-
pends on the identifier (ID) of the trans-
mitting CC. After eight cell voltage re-
ceptions, the array is checked to see if
one or more cells did not transmit. If
one or more transmissions are missing,
the missing cell(s) is (are) eliminated
from cell-balancing calculations. 
The cell-balancing algorithm is
based on the error between the cell’s
voltage and the other cells and is cate-
gorized into four zones of operation.
The algorithm is executed every sec-
ond and, if cell balancing is activated,
the error variable is set to a negative
low value. The largest error between
the cell and the other cells is found
and the zone of operation determined.
If the error is zero or negative, then the
cell is at the lowest voltage and no bal-
ancing action is needed. If the error is
less than a predetermined negative
value, a Cell Bad Flag is set. If the error
is positive, then cell balancing is
needed, but a hysteretic zone is added
to prevent the bypass circuit from trig-
gering repeatedly near zero error. This
approach keeps the cells within a pre-
determined voltage range. 
This work was done by Robert Button of
Glenn Research Center and Marcelo Gonza-
lez of Cleveland State University. Further
information is contained in a TSP (see
page 1).
Inquiries concerning rights for the com-
mercial use of this invention should be ad-
dressed to NASA Glenn Research Center, In-
novative Partnerships Office, Attn: Steve
Fedor, Mail Stop 4–8, 21000 Brookpark
Road, Cleveland, Ohio 44135. Refer to
LEW-18296-1.
